


TD551S485HS

SOIC16 package isolated RS485 Half Duplex Transceiver

Features

- Ultra-small, ultra-thin, chip scale SOIC16 package
- Compliant with TIA/EIA-485-A standard
- Wide power supply range: 3.0-5.5V
- Integrated efficient isolation power supply with overload and short circuit protection
- I/O power supply range supports 3.3V and 5V microprocessors
- High isolation to 5000Vrms
- Bus-Pin ESD protection up to $\pm 8\text{kV}$ (HBM)/ $\pm 4\text{kV}$ (Contact discharge)
- Baud rate up to 20Mbps
- High common mode transient immunity 180kV/ μs (typical value)
- Nanosecond level communication delay
- 1/8 unit load—up to 256 nodes on a bus
- Bus fail-safe
- Bus driver short circuit protection
- Industrial operating ambient temperature range: -40°C to $+125^{\circ}\text{C}$

Package



Applications

- Industrial Automation
- Building Automation
- Smart Electricity Meter
- Remote Signal Interaction, Transmission

Functional Description


TD551S485HS is a half-duplex enhanced transceiver designed for RS-485/RS-422 data bus networks, has high electromagnetic immunity and low radiation characteristics which is fully compliant with TIA/EIA-485-A standard and is suitable for data transmission of up to 20Mbps. Receivers have an exceptionally high input impedance, which places only 1/8 of the standard load on a shared bus and up to 256 transceivers.

TD551S485HS device has high insulation capacity, which helps to prevent noise and surges on the data bus or other circuits from entering the local grounding terminal, thereby interfering or damaging sensitive circuits. High CMTI capability can ensure the correct transmission of digital signals. On the basis of traditional IC, the focus is on strengthening the reliability design of A, B pins, including driver overcurrent protection and enhanced ESD design. The A, B ports can withstand ESD up to $\pm 8\text{kV}$ (HBM) and $\pm 4\text{kV}$ (contact discharge).

Contents


1 Home.....1	4 Parameter testing circuit.....6
1.1 Feature and Package.....1	5 Detailed Description.....7
1.2 Applications.....1	6 Application Circuit.....7
1.3 Functional Description.....1	7 Suggestions for Power Supply.....7
2 Pin Package and internal block diagram.....2	8 Order Information.....8
3 IC Related Parameters.....3	9 Package Information.....9
3.1 Absolute Maximum Rating.....3	10 Tape & Reel Information.....10
3.2 Recommended Operating Conditions.....3	
3.3 Electrical Characteristics.....4	
3.4 Transmission Characteristics.....5	
3.5 Physical Characteristics.....6	

Pin Connection



Note: All GND1 pins are internally connected;
All GND2 pins are internally connected.

Internal Block



Function Table

Letter	Description
H	High-Level
L	Low-Level
X	Unrelated
Z	High Impedance

Table 1. Driver Function table

TXD	DE	Output	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

Table 2. Receiver Function table

VID = (VA - VB)	RE	RXD
-0.01 V ≤ VID	L	H
-0.21 V < VID < -0.01V	L	Uncertainty
VID ≤ -0.21 V	L	L
X	H	Z
Open circuit	L	H

Note:

- ① When driving status, the DE and RE pins are connected to a high level;
- ② When receiving status, the DE and RE pins are connected to a low level.

Pin Descriptions

Pin Number	Pin Name	Pin Functions
1	V _{CC}	Power supply. By using 0.1uF and 10uF ceramic capacitance ground (GND ₁).
2	GND ₁	Logic side reference ground.
3	RXD	Receiver Output Data.
4	\overline{RE}	Receiver enable input. When \overline{RE} is low, if (A - B) ≥ -20 mV, then RXD = high. if (A - B) ≤ -220 mV, then RXD = low.
5	DE	Driver enable input. When DE is high, outputs are enabled. When DE is low, outputs are high impedance. Drive DE low and \overline{RE} high to enter shutdown mode.
6	TXD	Driver Input.
7	GND ₁	Logic side reference ground.
8	GND ₁	Logic side reference ground.
9	GND ₂	Bus side reference ground.
10	SEL	Isolation power supply V _{ISO} output voltage selection pin.
11	NC	No Function Pin, Dangling.
12	A	RS485 Bus A wire pin.
13	B	RS485 Bus B wire pin.
14	NC	No Function Pin, Dangling
15	GND ₂	Bus side reference ground. The pin needs to be connected to pin9 in application.
16	V _{ISO}	Isolate the power output. Close to this pin, 0.1uF and 10uF ceramic capacitors must be connected to the bus side reference ground (GND ₂).

Note: When SEL receives V_{ISO}, V_{ISO}=5V. When SEL is connected to GND2 or suspended, V_{ISO}=3.3V. When the V_{CC} voltage is 3.3V, SEL can only be grounded or suspended; When the V_{CC} voltage is 5V, SEL is not restricted.

Absolute Maximum Ratings

General test conditions: Free-air, normal operating temperature range (Unless otherwise specified).

Parameters	Unit
Supply voltage V _{CC}	-0.5V to +6V
Output voltage V _{in}	-0.5V to V _{CC} +0.5V
Output current I _O	-10mA to +10mA
Junction temperature T _J	< 150°C
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C

Important: Exposure to absolute maximum rated conditions for an extended period may severely affect the device reliability, and stress levels exceeding the "Absolute Maximum Ratings" may result in permanent damage. All voltage values are based on the reference ground(GND) maximum voltage not exceeding 6V.

Recommended Operating Conditions

Symbol	Recommend an operate condition	Min.	Typ.	Max.	Unit
V _{CC}	Supply voltage	3.0	3.3/5.0	5.5	V
V _I	A, B pin voltage	-7	--	12	
V _{IH}	High-level input voltage	2	5.0	5.5	
V _{IL}	Low-level input voltage	0	--	0.8	
T _A	Operating temperature range	-40	25	125	°C
DR	Signaling rate	--	--	20	Mbps

Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Driver						
V _{OD3}	Absolute value of differential output voltage	No load, SEL is low level or dangling	3.0	--	--	V
		No load, SEL is High level	4.5	--	--	
		RL=54 Ω, SEL is low level or dangling	1.5	--	--	
		RL=54 Ω, SEL is High level	1.5	--	--	
ΔV _{OD}	Δ V _{OD} for complementary output states	No load, Figure 2	-0.2	--	0.2	V
V _{IH}	High level output voltage	TXD, DE	2	5	5.5	V
V _{IL}	Low level output voltage	TXD, DE	0	--	0.8	V
I _{IH}	Input High level output current	TXD, DE	--	--	20	uA
I _{IL}	Input Low level output current	TXD, DE	-20	--	--	
I _A	Driver short-circuit current		--	±150	±250	mA
CMTI	Common mode transient immunity	V _{CM} = 1200V; Figure 7	--	180	--	kV/μS
Receiver						
V _{IT(+)}	Positive differential input threshold voltage	-7 V ≤ V _{CM} ≤ +12 V	--	--	-10	mV
V _{IT(-)}	Negative differential input threshold voltage	-7 V ≤ V _{CM} ≤ +12 V	-210	--	--	mV
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})	-7 V ≤ V _{CM} ≤ +12 V	--	30	--	mV
V _{OH}	RXD high level output voltage		V _{CC} - 0.4	4.8	--	V
V _{OL}	RXD low level output voltage		0	0.2	0.4	V
V _{IH}	High level output voltage	\overline{RE}	0.7V _{CC}	--	--	V
V _{IL}	Low level output voltage	\overline{RE}	--	--	0.3V _{CC}	V
I _{IH}	Input high-level leakage current	\overline{RE}	--	--	20	uA
I _{IL}	Input low-level leakage current	\overline{RE}	-20	--	--	
R _{ID}	Differential input resistance(A, B)	-7 V ≤ V _{CM} ≤ +12 V	96	--	--	kΩ
Power supply and safeguard characteristic						
V _{ISO}	Isolated power output voltage	V _{CC} =5V or 3.3V, SEL is low level or dangling	3.1	3.3	3.5	V
		V _{CC} =5V, SEL is High level	4.8	5.0	5.30	V
I _{CC}	Logic side power supply current	A and B no load, SEL is low level or dangling	--	14	25	mA
		A and B no load, SEL is High level	--	17	25	mA
		Maximum operating current, SEL is low level or dangling	--	87	160	mA
		Maximum operating current, SEL is High level	--	141	200	mA
ESD	HBM Mode	A, B ports	--	--	±8	kV
	Contact discharge mode	A, B ports	--	--	±4	kV
V _{IO}	Insulate voltage	V _{TEST} =V _{IO} , t=60s V _{TEST} =1.2xV _{IO} , t=1s(100%production test)	--	--	5000	VAC
R _{IO}	Insulate impedance	500VDC	1	--	--	GΩ

Transmission Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
-	Data rate	Duty 40% ~ 60%	--	--	20	Mbps
T _{PHL} , T _{PLH}	Driver propagation delay	R _L =54Ω, C _{L1} =C _{L2} =50pF Figure 3 Figure 6	--	45	80	ns
T _{PHL} -T _{PLH}	Driver skew (T _{PHL} -T _{PLH})		--	--	25	ns
T _R , T _F	Driver rise/fall time		--	8	25	ns
t _{PZH} / t _{PZL}	Drive off enable propagation delay		--	--	110	ns
t _{PHZ} / t _{PLZ}	Drive Enable Propagation Delay		--	--	110	ns

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
T_{PHL}, T_{PLH}	Receiver propagation delay	$R_L=54\Omega$	--	88	150	ns
$ T_{PHL}-T_{PLH} $	Receiver propagation delay	$C_L = 15pF$, Figure 4	--	--	25	ns
T_R, T_F	Receiver rise/fall time		--	2	10	ns
t_{PLH}	Receive off enable propagation delay, Output low-level to high-level time	$R_L=54\Omega$ $C_{L1}=C_{L2}=50pF$ Figure 4 Figure 5	--	--	110	ns
t_{PHL}	Receive enable propagation delay time, Output high-level to low-level time		--	--	110	ns

Physical Specifications

Parameters	Value	Unit
Weight	0.4(Typ.)	g

Parameter testing circuit

Note: Test condition load capacitance includes test probe and fixture parasitic capacitance (no special instructions). The rising and falling edges of the test < 6ns. frequency 100kHz. duty50%. resistance $Z_0 = 54\Omega$.




Figure 1. Common mode output test circuit







Figure 2. Differential output test circuit



Note: C_L includes parasitic capacitance of fixtures and instruments

Figure 3. Drive propagation delay test circuit and wave forms



Note: C_L includes parasitic capacitance of fixtures and instruments

Figure 4. Receiver propagation delay test circuit and wave forms







Figure 5. Receiving on/off time test circuit





Note: CL includes parasitic capacitance of fixtures and instruments

Figure 6. Driver On/Off Time Test Circuit




Figure 7. CMTI Test Circuit

Detailed Description

TD551S485HS is a half-duplex enhanced RS-485 isolated transceiver with isolated power supply. In addition to an isolated power supply, each transceiver contains a driver and a receiver. The transceiver has a standby bus failure protection function to ensure that the receiver output is high when the receiver input is open, short, or when the bus is idle. Equipped with failure safety, overcurrent protection, and overheating protection functions.

Bus failure protection: When the receiver input is short circuited or open, and all drivers hanging on the terminal matching transmission line are disabled (idle), the TD551S485HS product can ensure that the receiver output logic is high. This is achieved by setting the input threshold of the receiver to -210mV and -10mV , respectively. If the input voltage (A-B) of the differential receiver is $\geq -10\text{mV}$, RO is the logic high level; If the voltage (A-B) is $\leq -210\text{mV}$, RO is the logic low level. When all transmitters connected to the terminal matching bus are disabled, the differential input voltage of the receiver will be pulled to 0V through the terminal resistor. Based on the receiver threshold, a logic high level with a minimum noise tolerance of -10mV can be achieved. The threshold voltage from -210mV to -10mV is in accordance with EIA/TIA-485 standards.

The bus load capacity (256 point): standard RS485 receiver input impedance is defined as $12\text{k}\Omega$ (unit load). A standard RS485 driver can drive at least 32 load units. TD551S485HS bus receiver designed by $1/8$ unit load, the input impedance is greater than $96\text{k}\Omega$. As a result, the bus allows access to more transceivers (up to 256). TD551S485HS can also be mixed with the standard RS485 transceiver with 32 unit loads (cumulative receiver load cannot exceed 32 units).




Figure 8. Typical application circuit (half-Duplex Network Topology)




Figure 9. Typical Application Diagram

PCB design description:

1. The decoupling capacitors and energy storage capacitors of VCC and GND1, VISO and GND2 should be placed as close to the chip pins as possible to reduce the loop area and parasitic inductance of PCB wiring. Generally, it should be controlled within 2mm. The decoupling capacitor is placed near the chip, and the energy storage capacitor is placed on the outside. As shown in Figure 10-1.




Figure 10-1

2. When wiring, the power line width should be designed to be at least 0.5mm.

3. When it is necessary to place vias in the power supply line and ground wire, the position of the vias should be on the outer side of the capacitor relative to the chip pins, rather than between the capacitor and the chip, as shown in Figure 10-2 to reduce the impact of parasitic inductance in the vias.




Figure 10-2




Figure 15. Port protection circuit for harsh environments

Recommended components and values:

Component	Recommended part, value	Component	Recommended part, value
R3	1MΩ	R1, R2	2.7Ω/2W
C1	1nF, 2kV	D1, D2	SMBJ6.5CA
T1	ACM2520-301-2P	D3	SMBJ6.5CA
GDT	B3D090L	R _{terminal}	120 Ω

As the modules internal A / B lines come with its own ESD protection, which generally satisfy most application environments without the need for additional ESD protection devices. For harsh and noisy application environments such as motors, high voltage/current switches, lightning and similar however, we recommended that the user protects the module' s A / B lines with additional measures and external components such as TVS tube, common mode inductors, Gas discharge tube, shielded twisted pair of wires with the same single network Earth point. Figure 15 shows our recommended circuit diagram for such type of applications with components and values given in the table above. This recommendation is for reference only and may have to be adapted accordingly with appropriate component values in order to match the actual situation and application.

Note: Select the R_{terminal} according to the actual application.

Recommendations

- ① The product does not support hot-plugging.
- ② TXD external inputs should have pull-up resistors added as appropriate if drive capability is insufficient.
- ③ In order to maintain the bus idle stability, it is necessary to pull up A to VISO and pull down B to GND₂ in at least one node at the bus end.





Figure 11. Typical Pull-Up and Pull-Down Resistor Connections

- ④ DE and \overline{RE} pin do not support dangling. If the pin is not access controller, the recommended by 30 kΩ pull-down resistor pins connect to GND. Keep the node in the receiving state only, not affect the bus.
- ⑤ DE, \overline{RE} , TXD pin is always not allow to set to open drain output state connect the controller, otherwise it will lead to uncertain consequences.


Ordering Information

Part number	Package	Number of pins	Product marking	Tape & Reel
TD551S485HS	SOIC	16	TD551S485HS	340/REEL

THIRD ANGLE PROJECTION 



Mark	Dimension(mm)	
	Min	Max
A	-	2.65
A1	0.10	0.30
A2	2.25	2.35
b	0.35	0.43
c	0.24	0.29
D	10.20	10.40
e	1.27 BSC	
E	10.10	10.50
E1	7.40	7.60
L	0.55	0.85
L1	1.40 BSC	
θ	0°	8°



Device	Package Type	Pin	MPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TD551S485H3	SOIC16	16	340	180	16.4	10.74	10.65	3.5	16.0	16.0	Q1

MORNSUN Guangzhou Science & Technology Co., Ltd.

Address: No. 8 Nanyun 4th Road, Huangpu District, Guangzhou, China

Tel: 86-20-38601850

Fax: 86-20-38601272

E-mail: info@mornsun.cn

www.mornsun-power.com