

## TD551S422HW3

# SOIC20 package isolated RS485 Full Duplex Transceiver

### Features

- Ultra-small, ultra-thin, chip scale SOIC20 package
- Compliant with TIA/EIA-485-A standard
- Power supply 5.0V
- Integrated efficient isolation power supply with overload and short circuit protection
- I/O power supply range supports 5V microprocessors
- High isolation to 5000Vrms
- Bus-Pin ESD protection up to 15kV(HBM)/±4kV(Contact discharge)
- Baud rate up to 20Mbps
- High common mode transient immunity 180kV/μs (typical value)
- Nanosecond level communication delay
- 1/8 unit load—up to 256 nodes on a bus
- Bus fail-safe
- Bus driver short circuit protection
- Industrial operating ambient temperature range: -40°C to +125°C

### Applications


- Industrial Automation
- Building Automation
- Smart Electricity Meter
- Remote Signal Interaction, Transmission

### Functional Description

TD551S422HW3 is a full-duplex enhanced transceiver designed for RS-485/RS-422 data bus networks, has high electromagnetic immunity and low radiation characteristics which is fully compliant with TIA/EIA-485-A standard and is suitable for data transmission of up to 20Mbps. Receivers have an exceptionally high input impedance, which places only 1/8 of the standard load on a shared bus and up to 256 transceivers.

TD551S422HW3 device has high insulation capacity, which helps to prevent noise and surges on the data bus or other circuits from entering the local grounding terminal, thereby interfering or damaging sensitive circuits. High CMTI capability can ensure the correct transmission of digital signals. On the basis of traditional IC, the focus is on strengthening the reliability design of A, B, Y and Z pins, including driver overcurrent protection and enhanced ESD design. The A, B, Y and Z ports can withstand ESD up to ±15kV (HBM) and ±4kV (contact discharge).


### Package



## Contents


1 Home.....1	4 Parameter testing circuit.....6
1.1 Feature and Package.....1	5 Detailed Description.....7
1.2 Applications.....1	6 Application Circuit.....7
1.3 Functional Description.....1	7 Suggestions for Power Supply.....8
2 Pin Package and internal block diagram.....2	8 Order Information.....9
3 IC Related Parameters.....3	9 Package Information.....10
3.1 Absolute Maximum Rating.....3	10 Tape & Reel Information.....11
3.2 Recommended Operating Conditions.....3	
3.3 Electrical Characteristics.....4	
3.4 Transmission Characteristics.....5	
3.5 Physical Characteristics.....6	

### Pin Connection



Note: All GND<sub>1</sub> Pin are internally connected;  
Pin11&14 and Pin16&20 GND<sub>2</sub> are not internally connected.

### Internal Block



### Function Table

Letter	Description
H	High-Level
L	Low-Level
X	Unrelated
Z	High Impedance

Table 1. Driver Function table

TXD	DE	Output	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

Table 2. Receiver Function table

Difference input $V_{ID} = (V_A - V_B)$	RE	RXD
$-0.02\text{ V} \leq V_{ID}$	L	H
$-0.22\text{ V} < V_{ID} < -0.02\text{ V}$	L	Uncertainty
$V_{ID} \leq -0.22\text{ V}$	L	L
X	H	Z
Open circuit	L	H

Note:

- ① When driving status, the DE and RE pins are connected to a high level;
- ② When receiving status, the DE and RE pins are connected to a low level.

## Pin Descriptions

Pin Number	Pin Name	Pin Functions
1	GND <sub>1</sub>	Logic side reference ground.
2	V <sub>CC</sub>	Power supply. By using 0.1uF and 10uF ceramic capacitance ground (GND <sub>1</sub> ).
3	GND <sub>1</sub>	Logic side reference ground.
4	RXD	Receiver Output Data.
5	$\overline{RE}$	Receiver enable input. When $\overline{RE}$ is low, if $(A - B) \geq -20$ mV, then RXD = high. if $(A - B) \leq -220$ mV, then RXD = low.
6	DE	Driver enable input. When DE is high, outputs are enabled. When DE is low, outputs are high impedance. Drive DE low and $\overline{RE}$ high to enter shutdown mode.
7	TXD	Driver Input.
8	V <sub>CC</sub>	Power supply. By using 0.1uF and 10uF ceramic capacitance ground (GND <sub>1</sub> ).
9	GND <sub>1</sub>	Logic side reference ground.
10	GND <sub>1</sub>	Logic side reference ground.
11	GND <sub>2</sub>	Bus side reference ground.
12	V <sub>ISOOUT</sub>	Isolate the power supply V <sub>ISO</sub> output pin. Close to this pin, 0.1uF and 10uF ceramic capacitors must be connected to the bus side reference ground (GND <sub>2</sub> ).
13	Y	RS422 Bus Y wire pin.
14	GND <sub>2</sub>	Bus side reference ground.
15	Z	RS422 Bus Z wire pin.
16	GND <sub>2</sub>	Bus side reference ground. The pin needs to be connected to pin14 in application.
17	B	RS422 Bus B wire pin.
18	A	RS422 Bus A wire pin.
19	V <sub>ISOIN</sub>	Isolate the power output. Close to this pin, 0.1uF and 10uF ceramic capacitors must be connected to the bus side reference ground (GND <sub>2</sub> ).
20	GND <sub>2</sub>	Bus side reference ground. The pin needs to be connected to pin14 in application.

## Absolute Maximum Ratings

General test conditions: Free-air, normal operating temperature range (Unless otherwise specified).

Parameters	Unit
Supply voltage, V <sub>CC</sub>	-0.5V to +6V
Output voltage, V <sub>in</sub>	-0.5V to V <sub>CC</sub> +0.5V
Output current I <sub>o</sub>	-10mA to +10mA
Junction temperature T <sub>J</sub>	< 150°C
Operating temperature range	-40°C to +125°C
Storage temperature range	-65°C to +150°C

Important: Exposure to absolute maximum rated conditions for an extended period may severely affect the device reliability, and stress levels exceeding the "Absolute Maximum Ratings" may result in permanent damage.

## Recommended Operating Conditions

Symbol	Recommended Operating Condition	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>I</sub>	A, B, Y, Z pin voltage	-7	--	12	
V <sub>ID</sub>	A, B, Y, Z differential input voltage	-12	--	12	
V <sub>IH</sub>	High-level input voltage	2	--	--	
V <sub>IL</sub>	Low-level input voltage	--	--	0.8	
T <sub>A</sub>	Operating temperature range	-40	25	125	°C
DR	Signaling rate	--	--	20	Mbps

## Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Driver</b>						
V <sub>OD</sub>	Common mode output voltage	No load	4.5	--	5.2	V
		RL=60Ω	1	--	3	
V <sub>OD3</sub>	Absolute value of differential output voltage	No load	4.5	--	5.43	V
		RL=60Ω	1.5	--	3	
ΔV <sub>OD</sub>	Δ V <sub>OD</sub>   for complementary output states	No load , Figure 11	-0.2	--	0.2	V
V <sub>IH</sub>	High level output voltage	TXD, DE, $\overline{RE}$	2	5	5.5	V
V <sub>IL</sub>	Low level output voltage	TXD, DE, $\overline{RE}$	0	--	0.8	V
I <sub>A</sub>	Driver short-circuit current	--	--	±100	±200	mA
I <sub>B</sub>		--	--	±100	±200	
CMTI	Common mode transient immunity	V <sub>CM</sub> = 1200V; Figure 16	--	180	-	kV/μs
<b>Receiver</b>						
V <sub>IT(+)</sub>	Positive differential input threshold voltage	-7 V ≤ V <sub>CM</sub> ≤ +12 V	--	--	-20	mV
V <sub>IT(-)</sub>	Negative differential input threshold voltage	-7 V ≤ V <sub>CM</sub> ≤ +12 V	-220	--	--	mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )	-7 V ≤ V <sub>CM</sub> ≤ +12 V	--	30	--	mV
V <sub>OH</sub>	RXD high level output voltage	--	V <sub>CC</sub> - 0.4	4.8	--	V
V <sub>OL</sub>	RXD low level output voltage	--	0	0.2	0.4	V
I <sub>A</sub>	Receiver output current	--	--	±100	±200	mA
I <sub>B</sub>		--	--	±100	±200	
I <sub>IH</sub>	Input high-level leakage current RE	V <sub>IH</sub> =2V	--	--	20	uA
I <sub>IL</sub>	Input low-level leakage current RE	V <sub>IH</sub> =0.8V	-20	--	--	
R <sub>ID</sub>	Differential input resistance(A, B)	-7 V ≤ V <sub>CM</sub> ≤ +12 V	96	--	--	kΩ
<b>Power supply and safeguard characteristic</b>						
V <sub>ISO</sub>	Isolated power output voltage	V <sub>CC</sub> =5V, distribution unloaded, signal fully loaded	4.75	5.06	5.30	V
ESD	HBM Mode	Z, Y, A, B ports	--	--	±15	kV
	Contact discharge mode	Z, Y, A, B ports	--	--	±4	kV
V <sub>IO</sub>	Insulate voltage	V <sub>TEST</sub> =V <sub>IO</sub> , t=60s V <sub>TEST</sub> =1.2xV <sub>IO</sub> , t=1s(100%production test)	--	--	5000	VAC
R <sub>IO</sub>	Insulate impedance		1	--	--	GΩ

## Transmission Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
-	Data rate	Duty 40% ~ 60%	--	--	20	Mbps
T <sub>PHL</sub> , T <sub>PLH</sub>	Driver propagation delay	RL=60Ω CL1=CL2=50pF Figure12 Figure15	--	50	90	ns
T <sub>PHL</sub> -T <sub>PLH</sub>	Driver skew (  T <sub>PHL</sub> - T <sub>PLH</sub>   )		--	--	25	ns
T <sub>R</sub> , T <sub>F</sub>	Driver rise/fall time		--	6	25	ns
t <sub>PZH</sub> / t <sub>PZL</sub>	Drive off enable propagation delay		--	--	80	ns
t <sub>PHZ</sub> / t <sub>PLZ</sub>	Drive Enable Propagation Delay		--	50	80	ns
T <sub>PHL</sub> , T <sub>PLH</sub>	Receiver propagation delay	RL=60Ω	--	70	110	ns
T <sub>PHL</sub> -T <sub>PLH</sub>	Receiver propagation delay	CL = 15pF , Figure13	--	--	25	ns
T <sub>R</sub> , T <sub>F</sub>	Receiver rise/fall time	RL=60Ω CL1=CL2=50pF Figure13 Figure14	--	2	10	ns
t <sub>PLH</sub>	Receive off enable propagation delay, Output low-level to high-level time		--	--	80	ns
t <sub>PHL</sub>	Receive enable propagation delay time, Output high-level to low-level time		--	--	80	ns

## Physical Specifications

Parameters	Value	Unit
Weight	0.6(Typ.)	g

## Parameter testing circuit

Note: Test condition load capacitance includes test probe and fixture parasitic capacitance (no special instructions). The rising and falling edges of the test < 6ns. frequency 100kHz. duty50%. resistance  $Z_0 = 54\Omega$ .




Figure 10. Common mode output test circuit







Figure 11. Differential output test circuit



Note: CL includes parasitic capacitance of fixtures and instruments

Figure 12. Drive propagation delay test circuit and wave forms



Note: CL includes parasitic capacitance of fixtures and instruments

Figure 13. Receiver propagation delay test circuit and wave forms









Figure 14. Receiving on/off time test circuit





Note: CL includes parasitic capacitance of fixtures and instruments




Figure 15. Driver On/Off Time Test Circuit




Figure 16. CMTI Test Circuit

## Detailed Description

TD551S422HW3 is a full-duplex enhanced RS-485/RS-422 isolated transceiver with isolated power supply. In addition to an isolated power supply, each transceiver contains a driver and a receiver. The transceiver has a standby bus failure protection function to ensure that the receiver output is high when the receiver input is open, short, or when the bus is idle. equipped with failure safety, overcurrent protection, and overheating protection functions.

**Bus failure protection:** When the receiver input is short circuited or open, and all drivers hanging on the terminal matching transmission line are disabled (idle), the TD551S422HW3 product can ensure that the receiver output logic is high. This is achieved by setting the input threshold of the receiver to  $-220\text{mV}$  and  $-20\text{mV}$ , respectively. If the input voltage (A-B) of the differential receiver is  $\geq -20\text{mV}$ , RO is the logic high level; If the voltage (A-B) is  $\leq -220\text{mV}$ , RO is the logic low level. When all transmitters connected to the terminal matching bus are disabled, the differential input voltage of the receiver will be pulled to  $0\text{V}$  through the terminal resistor. Based on the receiver threshold, a logic high level with a minimum noise tolerance of  $-20\text{mV}$  can be achieved. The threshold voltage from  $220\text{mV}$  to  $-20\text{mV}$  is in accordance with EIA/TIA-485 standards.

**The bus load capacity (256 point):** standard RS485 receiver input impedance is defined as  $12\text{k}\Omega$  (unit load). A standard RS485 driver can drive at least 32 load units. TD551S422HW3 bus receiver designed by 1/8 unit load, the input impedance is greater than  $96\text{k}\Omega$ . As a result, the bus allows access to more transceivers (up to 256). TD551S422HW3 can also be mixed with the standard RS485 transceiver with 32 unit loads (cumulative receiver load cannot exceed 32 units).




Figure 18. Typical Application Circuit (Half-Duplex Network Topology)




Figure 19. Typical application circuit (full-Duplex Network Topology)




Figure 20. Typical Application Diagram




Figure 21. Port protection circuit for harsh environments

Parameter Description:

Component	Recommended part, value	Component	Recommended part, value
R3, R6	1MΩ	R1, R2, R4, R5	2.7Ω/2W
C1, C2	1nF, 2kV	D1, D2, D4, D5	1N4007
T1, T2	ACM2520-301-2P	D3, D6	SMBJ8.5CA
GDT1, GDT2	B3D090L	R <sub>terminal</sub>	120Ω

As the modules internal A / B / Z / Y lines come with its own ESD protection, which generally satisfy most application environments without the need for additional ESD protection devices. For harsh and noisy application environments such as motors, high voltage/current switches, lightning and similar however, we recommended that the user protects the module's A / B / Z / Y lines with additional measures and external components such as TVS tube, common mode inductors, Gas discharge tube, shielded twisted pair of wires with the same single network Earth point. Figure 21 shows our recommended circuit diagram for such type of applications with components and values given in the table above. This recommendation is for reference only and may have to be adapted accordingly with appropriate component values in order to match the actual situation and application.

Note 1: Select the R<sub>terminal</sub> according to the actual application.

Note 2: When using the port protection circuit, you need to slow down the baud rate.

PCB design description:

1. The decoupling capacitors and energy storage capacitors of VCC and GND1, VISO and GND2 should be placed as close to the chip pins as possible to reduce the loop area and parasitic inductance of PCB wiring. Generally, it should be controlled within 2mm. The decoupling capacitor is placed near the chip, and the energy storage capacitor is placed on the outside. As shown in Figure 23-1.




Figure 23-1

2. When wiring, the power line width should be designed to be at least 0.5mm.
3. When it is necessary to place vias in the power supply line and ground wire, the position of the vias should be on the outer side of the capacitor relative to the chip pins, rather than between the capacitor and the chip, as shown in Figure 23-2 to reduce the impact of parasitic inductance in the vias.




Figure 23-2

## Recommendations

- ① The product does not support hot-plugging.
- ② TXD external inputs should have pull-up resistors added as appropriate if drive capability is insufficient.
- ③ In order to maintain the bus idle stability, it is necessary to pull up Y to VISO and pull down Z to GND<sub>2</sub> in at least one node at the bus end.





Figure 15. Typical Pull-Up and Pull-Down Resistor Connections


- ④ DE and  $\overline{RE}$  pin do not support dangling. If the pin is not access controller, the recommended by 30 k $\Omega$  pulldown resistor pins connect to GND. Keep the node in the receiving state only, not affect the bus.
- ⑤ DE,  $\overline{RE}$ , TXD pin is always not allow to set to open drain output state connect the controller, otherwise it will lead to uncertain consequences.

## Ordering Information

Part number	Package	Number of pins	Product marking	Tape & Reel
TD551S422HW3	SOIC	20	TD551S422HW3	290/REEL



Mark	SOIC-20			
	Dimension(mm)		Dimension(inch)	
	Min	Max	Min	Max
A	—	2.65	—	0.104
A1	0.10	0.30	0.004	0.012
A2	2.25	2.35	0.089	0.093
D	12.70	12.90	0.500	0.508
E	7.40	7.60	0.291	0.299
E1	10.10	10.50	0.398	0.413
L	0.70	1.00	0.028	0.040
b	0.39	0.47	0.015	0.019
e	1.27(BSC)		0.05(BSC)	
c	0.25	0.29	0.010	0.011
θ	0°	8°	0°	8°



Device	Package Type	Pin	MPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TD551S422HW3	SOIC20	20	290	180	25.5	11.1	13.5	3.5	16.0	24	Q1

## MORNSUN Guangzhou Science & Technology Co., Ltd.

Address: No. 8 Nanyun 4th Road, Huangpu District, Guangzhou, China

Tel: 86-20-38601850

Fax: 86-20-38601272

E-mail: [info@mornsun.cn](mailto:info@mornsun.cn)

[www.mornsun-power.com](http://www.mornsun-power.com)